A hardware trigger has been designed for the Time Projection Chamber of the DELPHI Experiment. It will have two different levels, a fast and simple one, and a second one, which is more precise. On the first level, a system of shift registers is used to search for track pieces in less than I its.
Introduction
DELPHI is one of the experiments at the Large Electron Positron (LEP) collider, currently being constructed at CERN. The detector for the experiment has been described in a technical proposal [l] . The main tracking device for high energy charged particles in this detector is a Time Projection Chamber (TPC) which measures accurately the position of the particles' flight path in three dimensions. The chamber has the form of a cylindrical tube of more than 2 m in length and diameter ( fig. 1 ) and is filled with a drift gas. Charged particles produce in this volume ionization along their trajectories. The electrons are drifted parallel to the beam direction under the influence of an electric field away from the central high-voltage plane towards either of the two end-plates. There the sensitive elements (about 2300 sense wires and 20000 cathode pads) are installed to detect the electrons. The pads measure the position information in the plane perpendicular to the drift direction, while the axial position is determined by the drift time. The online event selection procedure for the experiment can be described as a sequence of four different processes, which take more and more time while also becoming more and more selective and precise. The first two levels are foreseen for hardware triggers and the last two for software processes. Only the first two will be treated in this report.
The original idea of the "Contiguity Processor", whose principle will be used on the second trigger level, is described in refs [2, 3] . Some more recent details are given in [4, 5] . The current status will be described in this report.
The LEP collider will produce one beam cross-over in the centre of the detector roughly every 22 lis. The trigger system has to examine each of the events and to decide, whether it fulfils the general trigger requirements of the experiment: the events must either contain at least one track of a charged particle coming from the vertex and having a transverse momentum of more than 1.5 GeV/c, or have deposited sufficient energy in one of the calorimeters. However good events of this type are expected only at a rate of I event per second or less. On the other hand, background events are expected at a rate around 1 kHz, which makes a powerful rejection scheme necessary. Even then, a certain fraction of these background events will not be rejected by the trigger. In this case it will have to accept the event provisionally and leave the final decision to the off-line analysis.
A time of 3 its is foreseen for taking a decision on the first trigger level. This level is supposed to reduce the rate to about 1 kHz. If the decision is negative, the event will be aborted and the gate for drift devices like the TPC will be closed until the next beam cross-over. This is foreseen in order to reduce the amount of space charge due to positive ions in the drift volume.
In the case of a positive decision, the following beam cross-over will be ignored and the second trigger level will have about 40 its time for a more refined decision. Only in case of a positive decision on this level, the information in the front-end buffers will be read out. Otherwise the event will be overwritten. We expect a rate of about 20 Hz at the output of this level.
In this trigger scheme, the TPC plays an important part, because it can cover the region 150 S e s 1650. However, due to time limitations the first level TPC trigger covers only the forward region, 150 6 E) S 400 and 1400 < e 5 1650, which will even be complemented further by the information from drift chambers. The other part (350 6 Q s 145°) will be covered by the TPC on the second trigger level only, after the inner and outer detectors have prepared this decision already on the first level.
The First Level Trigger The region of the first level track trigger is shown in an rz projection of the TPC in fig. 2 . The system searches for track pieces in a trigger region close to the plane of the 192 sense wires which are perpendicular to the drawing. In total 1.6 its of drift time will be used, which corresponds to about 10 cm in drift direction. The angular acceptance is surrounded by the wire plane and the dashed lines.
As will be described below, the trigger is neither sensitive to individual hits nor random tracks but only to tracks which come approximately from the interaction point and are more or less straight in this rz projection. In-addition it will not be sensitive to inefficiencies of individual wires in the TPC, since it uses always groups of wires. Finally, the trigger will be very fast in order to allow to combine its results with the trigger results from other drift chambers within the time limit of 3 -is. Let i, 1 6 i 64, be the number of the shift register, and j, 1 < j 6 16, be the index of a bit in a shift register, then the bits themselves are described by bi Using this terminology the tracks which will be accepted by the trigger must have the following bits set to one: bij, bi+,j+4 bi+2,j+, and bi+3,j+12.
The example in fig. 3 is given for bi,3, bi+1,7. bi+2,11 and bi3,lS
As was mentioned before, the contents of the shift registers is a mapping of the track in the TPC into the plane of the shift registers. The bits, which are set to 1, correspond to samples of the tracks. A hypothetical line in fig. 3 which connects these bits in the registers, represents therefore a track in the TPC. There this track has a certain inclination angle E, which is a function of the radial position of the track on the sense wire plane. As an example, a track near wire # 1 has E) = 150, while it has E 400 close to wire # 192. If one would group the wire signals, in a radius independent fashion, then the cabling between shift registers and ANDs would become dependent on e. However, by grouping them into small groups at small radii and large ones at large radii, this dependence is eliminated. The circuit will be then uniform and much simpler.
Up to now we have assumed that a track produces only one hit in a shift register. This is however an approximation. In reality the analog signals at the input of the discriminators have a minimum pulse width of approximately 100 ns. Especially if the tracks are inclined, these pulses will become longer. Therefore it will happen often that two or more hits per track will be generated in the shift registers. This effect will reduce the influence of inefficient wires in the TPC even more.
The Second Level Trigger
The second level track trigger searches again for tracks of charged particles, but this time in the region 350 < E) e 1450, which overlaps slightly with the region of the first level trigger. The two other dimensions of the trigger region are shown in fig. 4 : the r4 projection of a TPC end-plate. Each of these end-plates is made of six identical sectors subtending 60°in azimuthal angle. The cathode pads, which were already mentioned, are located on these sectors.
They form 16 concentrical circles around the beam axis. The size of a pad is about 0.5 cm2. The number of pads per row increases with the radius of the circle: there are 64 pads on the innermost and 144 pads on the outermost pad row of each sector. The pulses induced on the pads will be used to rneasure accurately the position of the tracks in the drift volume. They are also used in the second level track triqger. Fig . 4 shows also a computer simulated event with roughly 25 tracks, which are indicated by the dashes at those places, where they have generated a signal on the pads.
In the following we describe the trigger processor, which will search for this kind of tracks, but during the presence of a yet unknown amount of background in form of tracks not coming from the vertex and of uncorrelated noise in the detector. Even though the processor could in principle deal with the entire azimuthal range 0°6 0 s 360°, it is now designed in a form which will process data sector by sector. Fig. 6(a) gives an example, which could be used to select particles with a certain charge. It may be useful to apply this left handed pattern first and in a second step the symmetrical right handed one, and achieve a different result than when using a "T"-shaped pattern immediately.
Some other patterns make the processor less sensitive with respect to random inefficiencies of the detector.
Assume one individual node is often not giving a signal.
If the track passes through this node, then a pattern with two vertical switches, which are vertically neighbours will still allow to detect the track correctly ( fig. 6(b) ).
-
The pattern in fig. 6(c) Fijg. 6Different kinds of connection patterns
The Mapping
To relate the actual TPC and the Contiguity Processor, the signals from the cathode pads will be used. Since we need much less signals than pads, we can group the pad signals from different neighbours together. Fig. 7 shows schematically how the pad groups will look like in a certain region of one sector. The grouping is done such, that there are always 24 groups in one row and sector thus covering an angular range of AL = 2.50. This means that the groups become wider with increasing radius. The 24 groups in the 16 pad rows can be seen as a matrix, which maps directly onto the rectangular matrix of the mesh with the nodes described in the previous paragraph. Electrically, the connection between pads and nodes in the contiguity processor is done in the following way: the output signals from the pads are digitized. The This principle relies on the fact, that trajectories of particles in the rz projection are not strongly influenced by the axial magnetic field. They are in first approximation straight and will mostly fall into only one slice. If however the slices are constructed with a narrow overlap in E between neighbours, then even trajectories on border lines will fall completely into one of the two slices, where they can be detected. On the other hand, the overlap must not be too big, because these tracks would then sometimes be detected and counted twice.
This 3-d processor with 5 image memories has however only one vertical and one horizontal connection memory. After all IMs have been loaded during the drift time, the processor starts working on the data in IM1, preparing VCM and HCM and searching for a track. After having stored the result, it will clear VCM and HCM again and repeat the procedure for the next IM. In this way it will step through all 5 memories. Since the processing for one slice takes only about 1.5 ugs, the total processing time is less than 8 iLs for all 5 slices.
The 3-d processor offers mainly two advantages with respect to the simpler 2-d version:
Since it covers only 110 in the e direction during one processing cycle, the image memory will contain less data. Therefore the chance of combining random background hits and accept them as a track is very much reduced.
Good tracks will come from the vertex at z = 0 and an uncertainty of ± 5 cm. Unwanted tracks however will come from any direction and also from the beam pipe at large values of z. They should be rejected. This is easier when having 5 narrow slices than only one broad one. The generation of these gating signals will be done with a minimum step of 100 ns, which corresponds to 6 mm in the TPC.
The overlap between consecutive slices is programmable in the same way, even if this is not shown in fig. 9 for reasons of clarity.
Post processing and implementation
As described earlier, the data from the IM are used to set up the switch pattern in VCM and HCM. Afterwards it will be tested, whether or not there is a path along the switches from the bottom to the top through the contiguity array ( fig. 5) . The result is a pattern of as many bits as the number of columns in the array. It will be stored as an intermediate result and will be used on the third trigger level, which is foreseen as a programmable micro-processor. However, the detailed information in these patterns is not needed for the decision on the second trigger level. Therefore an ORing of 6 signals into I will generate the pattern to be given to the central decision logic, which combines results from the TPC with results from other detectors. This pattern contains 24 bits for the 4) coordinate times 10 bits for the G slices (the two halves of the TPC have each 5 bits, as described above). These numbers have been chosen in accordance with the general DELPHI trigger requirements.
The regular structure of the contiguity array is ideally implemented in semi-custom integrated circuits because of the large number of identical nodes. A Gate Array chip is being designed for a matrix of 4 times 4 nodes, where each node contains 5 image memories, both connection memories, the contiguity network, the data distribution part and the instruction decoder. 24 of these chips will be needed for one Fastbus card, which will be equipped in addition with a memory for data and instructions. The entire system for the TPC will need 2 crates, each of them with a control module and a readout module. The control module is connected with the six processors in the crate via a special bus.
The rz Trigger
For redundancy, the TPC group will implement an additional trigger on the second level, which has been proposed by our colleagues. It provides a somewhat larger granularity in e but substantially lower granularity in 4). This rz trigger is described elsewhere [6] .
Conclusion
The track trigger for the TPC as described is composed of one forward part, based on signals from wires and one central part, which uses pad signals. These parts complement each other in order to cover finally the full acceptance of the TPC 150 S e 5 1650.
The first level part is looking for track pieces of about 10 cm length. It makes a 4-fold coincidence between hits of a track. Hence it is insensitive to individual spurious hits or tracks from far away of the interaction point. It is also not sensitive to inefficiencies of individual wires, because it uses always more than 1 wire in a group. The logic is very uniform and fast. It therefore allows to combine the TPC decision with the results from other drift chambers within the 3 uls decision time.
The Contiguity Processor searches in the TPC for tracks in 3 dimensions on the second trigger level. The fine granularity in 4) and the 10 individual slices in e will make the processor rather insensitive with respect to noise and background from the LEP machine. It will be able to reject tracks from beam-wall interactions, which miss the beam-beam interaction point by far. Even though it processes data from 4600 nodes, it is very fast due to its parallel structure.
